| Standard Die Pick-and-Place Bonder |
A needle or ejector lifts the die from the wafer tape while a vacuum
collet picks it up, moves it through a programmed path, and places it
onto a lead frame, substrate, or adhesive layer.
|
Small to medium silicon, compound-semiconductor, sensor, and power
device dies; commonly used with diced wafers mounted on adhesive tape.
|
Wafer-map recognition, substrate fiducials, pattern-recognition
cameras, and calibrated X-Y-theta motion stages.
|
Approximately 10–50 µm placement accuracy; up to several thousand
placements per hour, depending on die size and process steps.
|
Conventional die attach, discrete semiconductors, LED packages,
sensors, and general semiconductor assembly.
|
Flexible tooling, broad material compatibility, relatively simple
process setup, and good suitability for high-volume production.
|
Less suitable for extremely thin, fragile, warped, or very large
dies without specialized ejector and handling systems.
|
| High-Speed Turret or Rotary Die Bonder |
Multiple pick-and-place heads are arranged on a rotating turret.
While one head picks a die, other heads can inspect, transfer, or
place dies, allowing several operations to occur in parallel.
|
Small, robust dies with consistent dimensions and repeatable pickup
characteristics.
|
Vision alignment combined with mechanically synchronized rotary
stations and fixed transfer positions.
|
Often above 5,000 placements per hour in optimized production;
practical accuracy is commonly about 15–40 µm.
|
High-volume discrete packages, LED products, small power devices,
and applications with stable product designs.
|
High throughput, short transfer distances, and efficient parallel
operation.
|
Reduced flexibility for frequent product changeovers, complex
orientations, or wide die-size variation.
|
| Flip-Chip Bonder |
The die is picked, rotated face-down, aligned to substrate bumps or
pads through optical recognition, and placed with controlled force.
Interconnection is then completed by reflow, thermocompression, or
another bonding process.
|
Bumped dies, micro-bumped dies, copper-pillar devices, and fine-pitch
semiconductor components.
|
Separate or through-the-tool optical systems observe die and
substrate marks; some systems align both surfaces before placement.
|
Approximately 1–10 µm alignment capability for advanced processes,
depending on pitch, optics, motion stage, and bonding method.
|
Advanced processors, memory, image sensors, radio-frequency devices,
chip-scale packages, and heterogeneous integration.
|
Supports fine-pitch interconnection, short electrical paths, and
compact package designs.
|
Higher equipment cost, demanding surface cleanliness, precise
thermal control, and more complex process qualification.
|
| Thermocompression Die Bonder |
A heated tool picks and places the die, then applies controlled heat,
force, and dwell time to form direct metallic or bump-based
interconnections.
|
Thin dies, stacked memory components, copper-pillar assemblies, and
fine-pitch devices requiring controlled compression.
|
High-resolution vision alignment with force, temperature, and
position feedback during bonding.
|
Commonly about 1–5 µm alignment capability in advanced configurations;
cycle time is affected by heating and compression dwell.
|
2.5D and 3D packaging, die stacking, fine-pitch chip assemblies, and
advanced memory integration.
|
Low solder volume, fine-pitch capability, and strong control of bond
pressure and thermal profiles.
|
Relatively long cycle times, thermal stress concerns, and demanding
control of warpage and bonding surfaces.
|
| Eutectic Die Attach Bonder |
The die is picked and aligned over a metalized bonding surface.
Localized heating melts a eutectic alloy, such as a gold-tin or
similar system, and the die is placed under controlled force before
the joint solidifies.
|
Power dies, laser or photonic dies, high-reliability devices, and
components requiring efficient thermal transfer.
|
Vision alignment using substrate fiducials, die edges, or optical
reference marks.
|
Typically about 5–20 µm placement accuracy, with process capability
strongly influenced by die flatness and metallization quality.
|
High-power electronics, optoelectronics, laser modules, and
hermetic or high-temperature packages.
|
Excellent thermal and mechanical performance with low bond-line
thickness and high long-term reliability.
|
Requires compatible metallization, controlled atmosphere or flux
management, and precise temperature control.
|
| Adhesive Die Attach Machine |
A dispensing or pre-applied adhesive layer is prepared on the
substrate. The pick head places the die onto the adhesive, and the
assembly is cured by heat, ultraviolet light, or a combination of
curing methods.
|
Silicon, ceramic, compound-semiconductor, and optoelectronic dies;
suitable for many die sizes and substrate materials.
|
Camera-based recognition of die edges and substrate fiducials,
usually combined with controlled placement force.
|
Approximately 10–50 µm placement accuracy; throughput varies widely
with adhesive dispensing and curing requirements.
|
General semiconductor packaging, sensors, LEDs, modules, and
applications requiring electrical isolation.
|
Broad adhesive choice, relatively low process temperature, and good
compatibility with dissimilar materials.
|
Cure shrinkage, adhesive voids, outgassing, bond-line variation, and
longer total process time may affect yield.
|
| Soft-Handling Thin-Die Bonder |
A low-stress ejector, compliant vacuum collet, or specialized
membrane-assisted tool separates and transfers thin dies while
minimizing bending, edge chipping, and surface damage.
|
Thin, flexible, large-area, fragile, or low-k semiconductor dies,
including dies with delicate surface structures.
|
Vision alignment with controlled Z motion, low pickup force, and
force or vacuum monitoring.
|
Commonly about 10–30 µm placement accuracy; handling performance is
often more critical than maximum placement speed.
|
Thin wafers, stacked-die packages, flexible devices, sensors, and
advanced mobile or wearable components.
|
Reduces die cracking, backside damage, edge chipping, and handling
loss during transfer.
|
Lower throughput, specialized tooling requirements, and greater
sensitivity to wafer tape, die flatness, and contamination.
|
| Multi-Die or Die-Stacking Bonder |
The machine repeatedly picks and places several dies on the same
package or directly stacks them. Vision systems verify each layer,
while height, tilt, force, and adhesive or interconnect conditions
are monitored.
|
Memory dies, logic-and-memory combinations, sensor stacks, and
vertically integrated multi-chip assemblies.
|
Fiducial recognition, die-edge inspection, 3D height measurement,
and interlayer alignment verification.
|
Approximately 2–15 µm layer-to-layer alignment, depending on package
architecture and interconnect pitch.
|
3D integrated packages, high-bandwidth memory assemblies, stacked
sensors, and compact multi-chip modules.
|
Enables high functional density, reduced package footprint, and
integration of different semiconductor technologies.
|
Cumulative alignment error, die warpage, thermal management, and
process control become increasingly challenging as stack height grows.
|
| Wafer-Level Die Transfer System |
Dies are transferred from one wafer, carrier, or temporary tape
surface to another substrate or panel using coordinated wafer
mapping, mass-transfer, or sequential pick-and-place operations.
|
Very small dies, micro-LED elements, sensor arrays, and devices
requiring organized transfer across large areas.
|
Wafer mapping, global and local fiducials, high-magnification vision,
and synchronized wafer-to-substrate coordinate transformation.
|
Approximately 2–20 µm placement accuracy; throughput depends heavily
on die size, transfer architecture, and inspection requirements.
|
Wafer-level packaging, micro-display production, sensor arrays, and
large-area electronic assemblies.
|
Efficient use of wafer maps, scalable substrate transfer, and strong
compatibility with automated inspection and traceability.
|
Complex calibration, substrate distortion, carrier management, and
demanding uniformity requirements across large working areas.
|
